Dave Anderson on Nostr: My question remains: this sort of clock domain crossing is a Well Known Thing FPGAs ...

My question remains: this sort of clock domain crossing is a Well Known Thing FPGAs have to worry about, so my hot take is vera should not be glitching in this way to begin with... But there's much to dig through before I can convert the vague feeling into something solid.