Daniel aka CyReVolt 🐢 on Nostr: Check this out, a #RISCV CPU made of just simple components, no FPGAs or ASICs. I ...
Check this out, a #RISCV CPU made of just simple components, no FPGAs or ASICs.
I just played snake on it. 🥳
It implements RV32I.
https://pineapple-one.github.io/ 👈🧐
Published at
2024-03-17 10:46:01Event JSON
{
"id": "c9b6a72ec9a1d8709a706b94918b9dfdad5ad7d4874d48ef825cf3707b588972",
"pubkey": "27684482ea0173fda7103c7710eaa65824311bd5d6d35cb6be982a83e13ec2e4",
"created_at": 1710672361,
"kind": 1,
"tags": [
[
"t",
"riscv"
],
[
"proxy",
"https://mastodon.social/users/CyReVolt/statuses/112110623911577286",
"activitypub"
]
],
"content": "Check this out, a #RISCV CPU made of just simple components, no FPGAs or ASICs.\nI just played snake on it. 🥳\nIt implements RV32I.\n\nhttps://pineapple-one.github.io/ 👈🧐\n\nhttps://files.mastodon.social/media_attachments/files/112/110/618/777/111/660/original/e4446ed79080be8d.jpg",
"sig": "a7605eb853fd5925e1189721255c442bb85170054a60d2ca70f89c126bb7d050a1e4383eb6963063e291b20c740f96e802aa5ad9fcb00b67e4cb53b32e3318b4"
}
