Why Nostr? What is Njump?
2024-07-15 04:06:14
in reply to

Brian Swetland on Nostr: VERA does not have an output enable line, only a chip select, which must be asserted ...

VERA does not have an output enable line, only a chip select, which must be asserted (low) for any activity to occur.

Write takes priority over read, so you should be able to safely tie /RD low, if you like.

https://github.com/swetland/vera-module/blob/rev4/fpga/source/top.v#L218
Author Public Key
npub1pcxszqyeekhg5uy4qrjx4jk65sq223xukk3azt8h4lhg724e7n3qg5rjk8