So the bit reason I even bother with the PLD is because I need three things:
• /RD and /WR synthesis
• Having /CS4 and /CS7 select the same chip
• Splitting up the /CS5 region to allow extra RAM to fill up that space from a cartridge
Of the three, the third is least important and most complex. If we don’t have it, then there will be 2MB of RAM starting at 0x000000, then a gap, then expansion RAM if present.
The other two, I can get with a few SMD 74LVC1G parts.
What do you think?
#Sentinel65X
mos_8502 :verified: /
npub1qn…5hzwk
2024-08-02 03:40:31
Author Public Key
npub1qnufz4pycufk27kkeev5g0fgm0w0tqexsly674s2uwy0tynk5ymsk5hzwkPublished at
2024-08-02 03:40:31Event JSON
{
"id": "deb683626b49a478cdfa0dc5107ca7cac34318081a0621f683fce7788f92a503",
"pubkey": "04f8915424c713657ad6ce59443d28dbdcf5832687c9af560ae388f59276a137",
"created_at": 1722570031,
"kind": 1,
"tags": [
[
"t",
"sentinel65x"
],
[
"proxy",
"https://studio8502.ca/@mos_8502/112890349577163712",
"web"
],
[
"proxy",
"https://studio8502.ca/users/mos_8502/statuses/112890349577163712",
"activitypub"
],
[
"L",
"pink.momostr"
],
[
"l",
"pink.momostr.activitypub:https://studio8502.ca/users/mos_8502/statuses/112890349577163712",
"pink.momostr"
],
[
"-"
]
],
"content": "So the bit reason I even bother with the PLD is because I need three things:\n\n• /RD and /WR synthesis\n• Having /CS4 and /CS7 select the same chip\n• Splitting up the /CS5 region to allow extra RAM to fill up that space from a cartridge\n\nOf the three, the third is least important and most complex. If we don’t have it, then there will be 2MB of RAM starting at 0x000000, then a gap, then expansion RAM if present. \n\nThe other two, I can get with a few SMD 74LVC1G parts.\n\nWhat do you think?\n\n#Sentinel65X",
"sig": "91f28a628fe4656cf2d665d7d6a704524aee814a8043752e8d1e70dc196e9af1733fa7ac475ff71dfac36c513de504471fd1c3479053cdad4d4b8d8eb68102e1"
}