Event JSON
{
"id": "52bd921745fe18ee7b558884f57255c5ce78111d25dc97fa7d446788b506c64f",
"pubkey": "0e0d010099cdae8a709500e46acadaa400a544dcb5a3d12cf7afee8f2ab9f4e2",
"created_at": 1722889449,
"kind": 1,
"tags": [
[
"e",
"9b7406d19c21ae5c607a6b56a0fb20e5e9ee8ae3ea8f29c8cdead72363d3c841",
"",
"reply",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"p",
"0e0d010099cdae8a709500e46acadaa400a544dcb5a3d12cf7afee8f2ab9f4e2"
],
[
"p",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"p",
"8084aed27af08f349950a08fe302d414f26e46c96ec2305300674e87a1ad3c26"
],
[
"p",
"04f8915424c713657ad6ce59443d28dbdcf5832687c9af560ae388f59276a137"
],
[
"e",
"477b85185a0233ca48694bd0fc2c26a4ea6acc68d8789119076b907ddfdd72fc",
"",
"root",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"proxy",
"https://chaos.social/@swetland/112911282985100010",
"web"
],
[
"proxy",
"https://chaos.social/users/swetland/statuses/112911282985100010",
"activitypub"
],
[
"L",
"pink.momostr"
],
[
"l",
"pink.momostr.activitypub:https://chaos.social/users/swetland/statuses/112911282985100010",
"pink.momostr"
],
[
"-"
]
],
"content": "I expect it's all workable but you're going to need a new design to accommodate the latencies involved with external memory compared with doing all the compositing out of on-board BRAM/SRAM blocks. Definitely doable (and the ECP5, even a small one, has a lot more resources and is much faster), but likely requiring a significant rebuild of the VERA core design.",
"sig": "794b3a39cf675e6ae5f406139ae5f150e65ce89e16b6195a5e5ce23abc4223cca92a412b02e17a844e6476bddbc9ac575b972b7ea91242b6af302ff78727a9d5"
}
