Event JSON
{
"id": "fa3abe3c0b6d2b96c65fa425a5ffef94d540b818eec514208dc1ae139d5fe859",
"pubkey": "dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f",
"created_at": 1722887264,
"kind": 1,
"tags": [
[
"proxy",
"https://hachyderm.io/@danderson/112911139743515969",
"web"
],
[
"p",
"0e0d010099cdae8a709500e46acadaa400a544dcb5a3d12cf7afee8f2ab9f4e2"
],
[
"p",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"p",
"8084aed27af08f349950a08fe302d414f26e46c96ec2305300674e87a1ad3c26"
],
[
"p",
"04f8915424c713657ad6ce59443d28dbdcf5832687c9af560ae388f59276a137"
],
[
"e",
"477b85185a0233ca48694bd0fc2c26a4ea6acc68d8789119076b907ddfdd72fc",
"",
"root",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"e",
"c3bc4bffa1f151d6a37f9fe089a74f1792637784b5093782ac2769951de7b588",
"",
"reply",
"dad113f50e47d6bffb79f9a69006ffd969c26e636e5aed2ae597b0407093175f"
],
[
"proxy",
"https://hachyderm.io/users/danderson/statuses/112911139743515969",
"activitypub"
],
[
"L",
"pink.momostr"
],
[
"l",
"pink.momostr.activitypub:https://hachyderm.io/users/danderson/statuses/112911139743515969",
"pink.momostr"
],
[
"-"
]
],
"content": "See the family table at https://www.latticesemi.com/Products/FPGAandCPLD/ECP5 . TQFP limits you to LFE5U-{12,25,45} parts, 98 I/Os and then increasing amounts of gates and memory/DSP blocks. No serdes blocks on the TQFP parts though, if you want I/O that runs at 3Gbps those are BGA only. My dev board is a ULX3S, which runs the LFE5U-85F. Even without the serdes silicon, it can be made to drive the more modest HDMI/DP resolutions.",
"sig": "ce1cdec443dda0cd3727b3a3fda6b573ec4f99e716f221f4d90a5ec07e479370e911dbb6218c31e76709a1989cb801a58d89ca3eecf23eebf20322ec1346ea30"
}
